CALL FOR PAPERS

FOR INFORMATION CALL: 303-530-4333

41st DESIGN AUTOMATION CONFERENCE®

San Diego Convention Center, San Diego, CA • June 7-11, 2004

DAC is the premier conference devoted to Design Automation (DA) and the application of DA tools in designing electronic systems. Four types of submissions are invited: regular papers, special topic sessions, panels and tutorials. Submissions should be sent electronically to www.dac.com. Panel and Tutorial suggestions are due **NO later than November 3, 2003, 5:00 PM MST**; all others are due **NO later than November 24, 2003, 5:00 PM MST.**

TOPICS OF INTEREST

Authors are invited to submit original technical papers describing recent and novel research or engineering developments in all areas of design automation. Topics of interest include, but are not limited to:

DESIGN TOOLS TRACK:

The Design Tools track (T) is devoted to contributions to the research and development of design tools and their supporting algorithms. Focus is on innovation of specific modeling, analysis and optimization techniques.

T1.1 Electrical-level circuit and timing simulation
T1.2 Discrete simulation
T1.3 Static timing analysis and timing verification
T1.4 Power analysis and estimation
T2.1 Testing, fault modeling and simulation, TPG, test validation and DFT
T2.2 Transaction-level, RTL and gate-level modeling and validation: simulation, equivalence checking, formal (and semi-formal) verification.
T3.1 RT-level design partitioning, physical floorplanning and placement
T3.2 Global and detailed routing
T3.3 Module generation, sizing and library optimizations, physical verification
T4.1 Technology-independent, combinational logic synthesis
T4.2 Technology-dependent logic synthesis, library mapping, cell-based-design, interactions between logic design and layout
T4.3 Sequential and asynchronous logic synthesis and optimization
T4.4 System, logic and physical synthesis techniques for reconfigurable computing
T4.5 High-level synthesis
T5.1 Interconnect and package modeling and extraction
T5.2 Signal integrity and reliability analysis
T5.3 Analog, mixed-signal, MEMS and/or RF design tools
T5.4 System-in-package design and integration tools
T5.5 Design for yield robustness; design-to-manufacturing interface
T6.1 IP protection and reuse for designs, tools, and algorithms
T6.2 Frameworks, intertool communication, design environments and databases

DESIGN METHODS TRACK:

The Design Methods track (M) deals with innovative methodologies for the design of electronic circuits and systems, as well as creative experiences with design automation in state-of-the-art designs. Submissions for this track will be judged on how innovatively tools are combined into a new methodology that is effectively applied to real-world design problems. Papers focusing on algorithmic advances in modeling, analysis and optimization should be submitted to the design tools track.

Design methodologies and case studies for specific design tasks

M1.1 Design entry and specification
M1.2 Electrical-level simulation and modeling
M1.3 Discrete simulation and modeling
M1.4 Static timing and performance analysis
M1.5 Functional design verification
M1.6 Testing, test generation and debugging
M1.7 Physical design, module generation, design for manufacturing
M1.8 Logic synthesis, including interaction with physical synthesis
M1.9 High-level and architectural synthesis

Design methodologies and case studies for specific application domains and platforms

M2.1 Overall design flows and methodologies for specific design applications
M2.2 Configurable computing, FPGAs and rapid prototyping
M2.3 Deep sub-micron: signal integrity, interconnect modeling and extraction
M2.4 High-performance design: timing, clocking and power distribution
M2.5 Low power design
M2.6 Analog, mixed signal, and RF design
M2.7 Process technology development, extraction, modeling and new devices
M2.8 MEMS, sensors, actuators

Integration and management of DA systems

M3.1 Management of DA systems, design interfaces, standards
M3.2 Distributed, networked, and collaborative design
M3.3 Intellectual property, design re-use and design libraries

Sponsored by: sigda IEEE

In Technical Cooperation with:

EMBEDDED SYSTEMS TOPICS:

Embedded Systems are characterized by mixed hardware and software components with limited processing, I/O and storage resources. The increasing role played by software components and their associated support introduces a host of new system design issues. To focus on these, the 41st DAC will have embedded systems sessions covering both the "tools" and the "methods" aspects of the following topics:

E1 Low-power design: compilation, scheduling and partitioning
E2 Embedded software: retargetable compilation, memory/cache optimization, real-time single-processor scheduling
E3 HW/SW co-design: specification, modeling, co-simulation and performance analysis, system-level scheduling and partitioning
E4 Hardware and software platform design: IP-based design, communication design, embedded HW
E5 Case studies

ALL SUBMISSIONS MUST BE MADE ELECTRONICALLY ON THE DAC WEB SITE. Please check the DAC web site for required information needed for your submission type.

REGULAR PAPERS DUE Nov. 24, 2003, 5 PM MST

Regular paper submissions must be in PDF format only. Each paper should contain an abstract of approximately 60 words clearly stating the significant contribution, impact and results of the submission AND be no more than 6 pages (including figures, tables and references), double columned, 9pt or 10pt fonts (format templates are available on the DAC web site for your convenience, but are not required). Submissions exceeding the 6 page limit, fonts smaller than 9pt, or identifying the authors or their affiliation will be automatically rejected. To permit a blind review, do not include name(s) or affiliation(s) of the author(s) on the manuscript, abstract or bibliographic citations.

All regular papers will be reviewed as finished papers. Preliminary submissions will be at a disadvantage. Authors of accepted papers must sign a copyright release form for their paper. Authors must also provide MP Associates a copy of their presentation materials and grant permission for the publication of the presentation and presentation materials on the DAC web site. **Notice of acceptance will be emailed to the contact person by March 12, 2004.**

SPECIAL SESSIONS DUE Nov. 3, 2003, 5 PM MST

Special session submissions should include: a list of suggested papers and speakers, a brief description of each paper and speaker, and the importance of this special session to a DAC audience. DAC reserves the right to restructure submitted special sessions.

PANELS and TUTORIALS DUE Nov. 3, 2003, 5 PM MST

Panel and tutorial suggestions should not exceed two pages, should describe the topic and intended audience, and should include a list of suggested participants. Tutorial suggestions must include a bulleted outline of covered topics. DAC reserves the right to restructure submitted panels and tutorials, including participants.

STUDENT DESIGN CONTEST DUE Dec. 12, 2003, 5 PM MST

Students are invited to submit descriptions of original electronic designs, either circuit level or system level. Submissions should contain the title of the project, a 60-word abstract and a complete description of the design, not exceeding 4000 words, and not more than 10 diagrams and tables. The submission should clarify the originality, distinguishing features, and measured performance of the design. Two categories of designs are eligible for awards, operational and conceptual. For operational designs, proof-of-implementation is required, while for conceptual designs, complete simulation is necessary. Designs must have taken place as part of the students' work at the university and must have been completed after June 2002. Submitted designs should not have received awards in other contests. Selected designs will be presented at the conference (and at ISSCC in February 2005).